

FIG. 1




FIGURE 2




FIGURE 2A




FIGURE 3




FIGURE 4




FIGURE 5




FIGURE 6




FIGURE 7





FIGURE 8A




FIGURE 8B




FIGURE 8C




FIG. 9

| Byte 3 | | Byte 2 | | Byte 1 | | Byte 0 | | |
|----------------------------|--|-------------|--|---------------------|--|-----------------|--|-----|
| Device ID | | | | Vendor ID | | | | 00h |
| Status | | | | Command | | | | 04h |
| Class Code | | | | | | Revision ID | | 08h |
| Bist | | Header Type | | Latency Timer | | Cache Line Size | | 0Ch |
| Base Address Registers | | | | | | | | 10h |
| | | | | | | | | 14h |
| | | | | | | | | 18h |
| | | | | | | | | 1Ch |
| | | | | | | | | 20h |
| | | | | | | | | 24h |
| Cardbus CIS Pointer | | | | | | | | 28h |
| Subsystem ID | | | | Subsystem Vendor ID | | | | 2Ch |
| Expansion ROM Base Address | | | | | | | | 30h |
| Reserved | | | | | | | | 34h |
| Reserved | | | | | | | | 38h |
| Max_Lat | | Min_GNT | | Inter. Pin | | Inter. Line | | 3Ch |

FIG. 10




FIG. 11




FIG. 12A

FIG. 12B is a timing diagram for the data transfer between the master and the slave. The diagram shows the relationship between the master and slave signals and the data transfer. The master signals are PERR#, IRDY#, TRDY#, DEVSEL#, STOP#, ACK64#, and SWAP_ACK#. The slave signals are PADDR, PDATA-2, PDATA-4, PDATA-6, and PDATA-8. The data transfer is shown as a sequence of 64-bit data words. The master sends the data words to the slave, and the slave sends the data words back to the master. The diagram shows that the master and slave are in a handshake state, with the master sending the data words and the slave receiving them. The master also sends the PERR# signal to the slave, and the slave sends the ACK64# signal to the master. The master also sends the SWAP_ACK# signal to the slave.




FIG. 12B

FIG. 13A




FIG. 13A

When the data bus is used for address, the bus is in high impedance state. When the bus is used for data, the bus is in high impedance state.




FIG. 13B




FIG. 14A

Figure 14B shows the timing diagram for the PERR# signal. The diagram illustrates the relationship between the PERR# signal and the data bus (PDATA-1 to PDATA-6) and the address bus (PADDR). The PERR# signal is active low and is asserted during the PERR# period, which occurs after the PADDR signal is valid. The PERR# signal is deasserted after the PERR# period. The diagram also shows the timing for the IRDY# and TRDY# signals, which are active low and are asserted during the PERR# period. The DEVSEL# signal is active low and is asserted during the PERR# period. The STOP# signal is active low and is asserted during the PERR# period. The ACK64# signal is active low and is asserted during the PERR# period. The SWAP_ACK# signal is active low and is asserted during the PERR# period.




FIG. 14B

FIG. 15A is a timing diagram showing the relationship between the clock signal (CLK) and the various control signals (FRAME#, REQ64#, SWAP#) and data signals (AD[31:0], CB/E[3:0], PAR, AD[63:32], CB/E[7:4]) during a memory access operation. The diagram illustrates the sequence of events, including the assertion of FRAME#, the request for 64 bytes (REQ64#), the swap signal (SWAP#), and the subsequent data transfer phases (DATA-1 to DATA-8, BEN-1 to BEN-8, PADDR, PDATA-1 to PDATA-7, and PDATA-8).




FIG. 15A

FIG. 15B is a timing diagram showing the sequence of events for a data transfer. The diagram is divided into two main sections: a data transfer phase (lines 3-9) and a control phase (lines 1-2). The data transfer phase shows the transfer of data from PADDR to PDATA-8. The control phase shows the transfer of control signals: PERR#, IRDY#, TRDY#, DEVSEL#, STOP#, ACK64#, and SWAP_ACK#.




FIG. 15B




FIG. 16A

FIG. 16B




FIG. 16B




FIG. 17A




FIG. 17B




FIG. 18A

FIG. 108B




FIG. 108B

FIG. 19 is a timing diagram of a PCI bus cycle. The diagram shows the relationship between the PCI clock (PCL_CLK) and various PCI signals over 11 clock cycles. The cycle is divided into several phases: PCI Command & Address Phase (cycles 1-4), Extended Command & Attribute Phase (cycles 5-6), Target Response Phase (cycles 7-10), and PCI Turn Around Cycle (cycle 11). The signals shown are AD31:0, AD63:32, C/BE#, FRAME#, IRDY#, TRDY#, DEVSEL#, REQ64#, and ACK64#. The diagram illustrates the flow of data and control signals during a PCI transaction, including address, attribute, data, and command phases.




FIG. 19




FIG. 20